Intel Core™ i7-860 Processor (8M Cache, 2.80 GHz) BX8060517860 Manual Do Utilizador
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
Códigos do produto
BX8060517860
Datasheet
49
Register Description
2.8.2
MC_STATUS
This register is the MC primary status register.
Device:
3
Function: 0
Offset:
4Ch
Access as a Dword
Bit
Type
Reset
Value
Description
4
RO
1
ECC_ENABLED. ECC is enabled.
2
RO
0
CHANNEL2_DISABLED
Channel 2 is disabled. This can be factory configured or if Init done is written
Channel 2 is disabled. This can be factory configured or if Init done is written
without the channel_active being set. Clocks in the channel will be disabled
when this bit is set.
1
RO
0
CHANNEL1_DISABLED
Channel 1 is disabled. This can be factory configured or if Init done is written
Channel 1 is disabled. This can be factory configured or if Init done is written
without the channel_active being set. Clocks in the channel will be disabled
when this bit is set.
0
RO
0
CHANNEL0_DISABLED
Channel 0 is disabled. This can be factory configured or if Init done is written
Channel 0 is disabled. This can be factory configured or if Init done is written
without the channel_active being set. Clocks in the channel will be disabled
when this bit is set.