Intel SR1695GPRX1AC Manual Do Utilizador

Página de 83
Intel® Server System SR1695GPRX TPS 
Power Sub-System 
Revision 1.5 
 
 
25 
Intel order number: G11332-006 
Table 32. Over Current Protection  
Voltage 
Over current limit (iout limit) 
+12V 
110% minimum; 150% maximum 
+5VSB 
3.6A minimum, 8A maximum 
 
3.5.2 Over 
Voltage Protection (OVP) 
The power supply over voltage protection shall be locally sensed. The power supply shall 
shutdown in a latch off mode after an over voltage condition. This latch can be cleared by 
toggling the PSON
#
 signal or by an AC power interruption. Table 3.11 contains the minimum 
and maximum output voltage levels for this condition. The values are measured at the output of 
the power supply’s DC connector.
 
 
3.5.3 
Over Thermal protection 
The power supply shall be protected against over temperature conditions caused by loss of 
forced air-cooling or excessive ambient temperature. In an over-temperature condition the PS 
will shutdown. The Standby output may also shutdown or remain powered on. When the power 
supply temperature drops to within specified limits, the power supply shall restore power 
automatically. The OTP circuit shall have built in hysteresis such that the power supply will not 
oscillate on and off due to temperature recovering condition. The power supply shall alert the 
system of the OTP condition via the power supply DCOK signal changing to false state and the 
green LED changing to an unlighted condition. 
 
3.5.4 
Closed Loop Stability 
The power supply shall be unconditionally stable under all line/load/transient load conditions 
including
 
capacitive load ranges. A minimum of: 45 degrees phase margin and -10dB-gain 
margin is required. The power supply manufacturer shall provide proof of the unit’s closed-loop 
stability with local sensing through the submission of Bode plots. Closed-loop stability must be 
ensured at the maximum and minimum loads as applicable. 
 
3.5.5 
Common Mode Noise 
The Common Mode noise on the output shall not exceed 350mVpk-pk over the frequency band 
of 10Hz to 30MHz. 
1. The measurement shall be made across a 100Ω resistor between each of DC outputs, 
including ground at the DC power connector and chassis ground (power subsystem enclosure). 
2. The test set-up shall use a FET probe such as Tektronix model P6046 or equivalent. 
 
3.5.6 
Zero Load Stability Requirements 
When the power subsystem operates in a no load condition on all outputs including 5VSB in a 
1+0 or 1+1 configuration, it does not need to meet the output regulation specification, but it must 
operate without any tripping of over-voltage or other fault circuitry. When the power subsystem 
is subsequently loaded, it must begin to regulate and source current without fault.