Intel BX80635E52697V2 Manual Do Utilizador

Página de 232
Intel® Xeon® Processor E5-1600 v2/E5-2600 v2 Product Families
139
Datasheet Volume One of Two
 
Electrical Specifications
7.5
Mixing Processors
Intel supports and validates two and four processor configurations only in which all 
processors operate with the same Intel® QuickPath Interconnect frequency, core 
frequency, power segment, and have the same internal cache sizes. Mixing  
components operating at different internal clock frequencies is not supported and  
will not be validated by Intel. Combining processors from different power segments  
is also not supported.
Note:
Processors within a system must operate at the same frequency per bits [15:8] of the 
FLEX_RATIO MSR (Address: 194h); however this does not apply to frequency 
transitions initiated due to thermal events, Extended HALT, Enhanced Intel SpeedStep 
Technology transitions signal. Please refer to the Intel® Xeon® Processor E5 v2 
Product Family Processor Datasheet, Volume Two: Registers
 for details on the 
FLEX_RATIO MSR and setting the processor core frequency.
Not all operating systems can support dual processors with mixed frequencies. Mixing 
processors of different steppings but the same model (as per CPUID instruction) is 
supported provided there is no more than one stepping delta between the processors, 
for example, S and S+1.
S and S+1 is defined as mixing of two CPU steppings in the same platform where one 
CPU is S (stepping) = CPUID.(EAX=01h):EAX[3:0], and the other is S+1 = 
CPUID.(EAX=01h):EAX[3:0]+1. The stepping ID is found in EAX[3:0] after executing 
the CPUID instruction with Function 01h.
Details regarding the CPUID instruction are provided in the AP-485, Intel® Processor 
Identification and the CPUID Instruction
 application note, also refer to the Intel® 
Xeon® Processor E5 v2 Product Family Specification Update
.
Table 7-8.
Fault Resilient Booting (Output Tri-State) Signals
Output Tri-State Signal Groups
Signals
Intel QPI
QPI0_CLKTX_DN[1:0]
QPI0_CLKTX_DP[1:0]
QPI0_DTX_DN[19:00]
QPI0_DTX_DP[19:00]
QPI1_CLKTX_DN[1:0]
QPI1_CLKTX_DP[1:0] 
QPI1_DTX_DN[19:00]
QPI1_DTX_DP[19:00]
SMBus 
DDR_SCL_C01
DDR_SDA_C01
DDR_SCL_C23
DDR_SDA_C23
PEHPSCL
PEHPSDA
Processor Sideband 
CAT_ERR_N 
ERROR_N[2:0]
BPM_N[7:0] 
PRDY_N
THERMTRIP_N 
PROCHOT_N
PECI
SVID
SVIDCLK