Murata Electronics North America DNT500P Manual Do Utilizador

Página de 9
DNT500 
 2008 by RF Monolithics,
 
Inc. 
49 
M-0500-0000 Rev D 
the DNT500P to be powered up in boot loader mode. This is used for factory code loads 
and functional testing. The DNT500 has its own boot loader utility that allows the proto-
col firmware to be installed with a terminal program that supports YMODEM. Pin strip 
J7 provides access to various DNT500 pins as shown on the silkscreen. Pressing switch 
SW2 will reset the DNT500P. 
 
 
Figure 5.6.3 
 
Figure 5.6.3 shows the connectors to the left of the DNT500P mounting socket. Pressing 
switch SW2 switches GPIO0 from logic high to logic low. Pin strip J8 provides access to 
various DNT500 pins as shown on the silkscreen. The wiper of pot R10 drives the input 
of ADC1. Clockwise rotation of the pot wiper increases the voltage. Thermistor RT1 is 
part of a voltage divider that drives ADC0. LED D5 illuminates when GPIO1 is set as a 
logic high output. LED D10 illuminates when GPIO3 is set as a logic high. The 
DNT500P interface board includes a 5 V regulator to regulate the input from the 9 V wall 
transformer power supply. Note:  do not attempt to use the 9 V wall transformer power 
supply to power the DNT500P directly. The maximum allowed voltage input to the 
DNT500P is 5.5 V.