Microchip Technology MCU PIC10F322T-I/OT SOT-23-6 MCP PIC10F322T-I/OT Ficha De Dados

DS41585A-page 48

 2011 Microchip Technology Inc.

6.6.3

PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as
shown in 

.

        

     

Interrupt flag bits are set when an interrupt
condition occurs, regardless of the state of
its corresponding enable bit or the Global
Interrupt Enable bit, GIE, of the INTCON
register. User software should ensure the
appropriate interrupt flag bits are clear prior
to enabling an interrupt.

U-0

R/W-0/0

U-0

R/W-0/0

R/W-0/0

U-0

R/W-0/0

U-0

—

ADIF

—

NCO1IF

CLC1IF

—

TMR2IF

—

bit 7

bit 0

Legend:
R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

‘1’ = Bit is set

‘0’ = Bit is cleared

bit 7

: Read as ‘0’

bit 6

 A/D Converter Interrupt Flag bit

1

 = The A/D conversion completed

0

 = The A/D conversion is not complete

bit 5

: Read as ‘0’

bit 4

 Numerically Controlled Oscillator Interrupt Flag bit

1

 = NCO1 overflow occurred (must be cleared in software)

0

 = No NCO1 overflow

bit 3

 Configurable Logic Block Rising Edge Interrupt Flag bit

1

 = CLC interrupt occurred (must be cleared in software)

0

 = No CLC Interrupt

bit 2

: Read as ‘0’

bit 1

 TMR2 to PR2 Match Interrupt Flag bit

1

 = TMR2 to PR2 match occurred (must be cleared in software)

0

 = No TMR2 to PR2 match

 The match must occur the number of times specified by the TMR2 postscaler (

bit 0

: Read as ‘0’