Microchip Technology 24LC02BT-I/LT Memory IC SC-70-5 24LC02BT-I/LT Ficha De Dados
Códigos do produto
24LC02BT-I/LT
24AA02/24LC02B
DS21709J-page 8
© 2009 Microchip Technology Inc.
6.0
WRITE OPERATION
6.1
Byte Write
Following the Start condition from the master, the
device code (4 bits), the block address (3 bits, “don’t
cares”) and the R/W bit which is a logic-low, is placed
onto the bus by the master transmitter. This indicates to
the addressed slave receiver that a byte with a word
address will follow once it has generated an Acknowl-
edge bit during the ninth clock cycle. Therefore, the
next byte transmitted by the master is the word address
and will be written into the Address Pointer of the
24XX02. After receiving another Acknowledge signal
from the 24XX02, the master device will transmit the
data word to be written into the addressed memory
location. The 24XX02 acknowledges again and the
master generates a Stop condition. This initiates the
internal write cycle and, during this time, the 24XX02
will not generate Acknowledge signals (Figure 6-1).
device code (4 bits), the block address (3 bits, “don’t
cares”) and the R/W bit which is a logic-low, is placed
onto the bus by the master transmitter. This indicates to
the addressed slave receiver that a byte with a word
address will follow once it has generated an Acknowl-
edge bit during the ninth clock cycle. Therefore, the
next byte transmitted by the master is the word address
and will be written into the Address Pointer of the
24XX02. After receiving another Acknowledge signal
from the 24XX02, the master device will transmit the
data word to be written into the addressed memory
location. The 24XX02 acknowledges again and the
master generates a Stop condition. This initiates the
internal write cycle and, during this time, the 24XX02
will not generate Acknowledge signals (Figure 6-1).
6.2
Page Write
The write-control byte, word address and the first data
byte are transmitted to the 24XX02 in the same way as
in a byte write. However, instead of generating a Stop
condition, the master transmits up to 8 data bytes to the
24XX02, which are temporarily stored in the on-chip
page buffer and will be written into memory once the
master has transmitted a Stop condition. Upon receipt
of each word, the four lower-order Address Pointer bits
are internally incremented by ‘
byte are transmitted to the 24XX02 in the same way as
in a byte write. However, instead of generating a Stop
condition, the master transmits up to 8 data bytes to the
24XX02, which are temporarily stored in the on-chip
page buffer and will be written into memory once the
master has transmitted a Stop condition. Upon receipt
of each word, the four lower-order Address Pointer bits
are internally incremented by ‘
1
’. The higher-order 7
bits of the word address remain constant. If the master
should transmit more than 8 words prior to generating
the Stop condition, the address counter will roll over and
the previously received data will be overwritten. As with
the byte write operation, once the Stop condition is
received an internal write cycle will begin (Figure 6-2).
should transmit more than 8 words prior to generating
the Stop condition, the address counter will roll over and
the previously received data will be overwritten. As with
the byte write operation, once the Stop condition is
received an internal write cycle will begin (Figure 6-2).
6.3
Write Protection
The WP pin allows the user to write-protect the entire
array (00-FF) when the pin is tied to V
array (00-FF) when the pin is tied to V
CC
. If tied to V
SS
,
the write protection is disabled.
FIGURE 6-1:
BYTE WRITE
FIGURE 6-2:
PAGE WRITE
Note:
Page write operations are limited to writing
bytes within a single physical page
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size (or
‘page size’) and end at addresses that are
integer multiples of [page size – 1]. If a
page write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page, as might be
expected. It is therefore necessary for the
application software to prevent page write
operations that would attempt to cross a
page boundary.
bytes within a single physical page
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size (or
‘page size’) and end at addresses that are
integer multiples of [page size – 1]. If a
page write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page, as might be
expected. It is therefore necessary for the
application software to prevent page write
operations that would attempt to cross a
page boundary.
S
P
Bus Activity
Master
Master
SDA Line
Bus Activity
S
T
A
R
T
T
A
R
T
S
T
O
P
T
O
P
Control
Byte
Word
Address
Data
A
C
K
C
K
A
C
K
C
K
A
C
K
C
K
x
= “don’t care”
1
0
1
0
x
x
x
0
Block
Select
Bits
S
P
Bus Activity
Master
Master
SDA Line
Bus Activity
S
T
A
R
T
T
A
R
T
Control
Byte
Word
Address (n)
Data (n)
Data (n + 7)
S
T
O
P
T
O
P
A
C
K
C
K
A
C
K
C
K
A
C
K
C
K
A
C
K
C
K
A
C
K
C
K
Data (n + 1)
x
= don’t care
Block
Select
Bits
1 0 1 0 x x x 0