Atmel Evaluation Kit AT91SAM9M10-G45-EK AT91SAM9M10-G45-EK Ficha De Dados
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
Códigos do produto
AT91SAM9M10-G45-EK
990
SAM9M10 [DATASHEET]
6355F–ATARM–12-Mar-13
42.6.3.4
Interrupts
Depending on the interrupt mask in the PWM_IMR register, an interrupt is generated at the end of the correspond-
ing channel period. The interrupt remains active until a read operation in the PWM_ISR register occurs.
ing channel period. The interrupt remains active until a read operation in the PWM_ISR register occurs.
A channel interrupt is enabled by setting the corresponding bit in the PWM_IER register. A channel interrupt is dis-
abled by setting the corresponding bit in the PWM_IDR register.
abled by setting the corresponding bit in the PWM_IDR register.