Atmel ATmega328P Xplained Mini MEGA328P-XMINI MEGA328P-XMINI Ficha De Dados
Códigos do produto
MEGA328P-XMINI
193
ATmega48A/PA/88A/PA/168A/PA/328/P [DATASHEET]
Atmel-8271H-AVR- ATmega-Datasheet_08/2014
• Bit 4 – FEn: Frame Error
This bit is set if the next character in the receive buffer had a Frame Error when received. I.e., when the first stop
bit of the next character in the receive buffer is zero. This bit is valid until the receive buffer (UDRn) is read. The
FEn bit is zero when the stop bit of received data is one. Always set this bit to zero when writing to UCSRnA.
bit of the next character in the receive buffer is zero. This bit is valid until the receive buffer (UDRn) is read. The
FEn bit is zero when the stop bit of received data is one. Always set this bit to zero when writing to UCSRnA.
• Bit 3 – DORn: Data OverRun
This bit is set if a Data OverRun condition is detected. A Data OverRun occurs when the receive buffer is full
(two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. This
bit is valid until the receive buffer (UDRn) is read. Always set this bit to zero when writing to UCSRnA.
(two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. This
bit is valid until the receive buffer (UDRn) is read. Always set this bit to zero when writing to UCSRnA.
• Bit 2 – UPEn: USART Parity Error
This bit is set if the next character in the receive buffer had a Parity Error when received and the Parity Checking
was enabled at that point (UPMn1 = 1). This bit is valid until the receive buffer (UDRn) is read. Always set this
bit to zero when writing to UCSRnA.
was enabled at that point (UPMn1 = 1). This bit is valid until the receive buffer (UDRn) is read. Always set this
bit to zero when writing to UCSRnA.
• Bit 1 – U2Xn: Double the USART Transmission Speed
This bit only has effect for the asynchronous operation. Write this bit to zero when using synchronous operation.
Writing this bit to one will reduce the divisor of the baud rate divider from 16 to 8 effectively doubling the transfer
rate for asynchronous communication.
rate for asynchronous communication.
• Bit 0 – MPCMn: Multi-processor Communication Mode
This bit enables the Multi-processor Communication mode. When the MPCMn bit is written to one, all the
incoming frames received by the USART Receiver that do not contain address information will be ignored. The
Transmitter is unaffected by the MPCMn setting. For more detailed information see
incoming frames received by the USART Receiver that do not contain address information will be ignored. The
Transmitter is unaffected by the MPCMn setting. For more detailed information see
20.11.3 UCSRnB – USART Control and Status Register n B
• Bit 7 – RXCIEn: RX Complete Interrupt Enable n
Writing this bit to one enables interrupt on the RXCn Flag. A USART Receive Complete interrupt will be
generated only if the RXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the
RXCn bit in UCSRnA is set.
generated only if the RXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the
RXCn bit in UCSRnA is set.
• Bit 6 – TXCIEn: TX Complete Interrupt Enable n
Writing this bit to one enables interrupt on the TXCn Flag. A USART Transmit Complete interrupt will be
generated only if the TXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the
TXCn bit in UCSRnA is set.
generated only if the TXCIEn bit is written to one, the Global Interrupt Flag in SREG is written to one and the
TXCn bit in UCSRnA is set.
Bit
7
6
5
4
3
2
1
0
RXCIEn
TXCIEn
UDRIEn
RXENn
TXENn
UCSZn2
RXB8n
TXB8n
UCSRnB
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R
R/W
Initial Value
0
0
0
0
0
0
0
0