Intel 1.40 GHz RH80532NC017256 Ficha De Dados

Códigos do produto
RH80532NC017256
Página de 98
 
Mobile Intel
®
 Celeron
®
 Processor (0.13 µ) in  
Micro-FCBGA and Micro-FCPGA Packages Datasheet 
56 Datasheet
 
298517-006 
Figure 20. Quick Start/Deep Sleep Timing (BCLK Stopping Method) 
T
w
stpgnt
Stopped
BCLK
STPCLK#
CPU bus
DPSLP#
Compatibility
Signals
Changing
Normal
Quick Start
Deep Sleep
Quick Start
Normal
Frozen
T
v
T
y
T
z
T
x
V00102-00
 
 
 
 NOTES:  
T
v
=T45 (Stop Grant Acknowledge Bus Cycle Completion to Clock Shut Off Delay) 
T
w
= T46 (Setup Time to Input Signal Hold Requirement) 
T
x
=T47 (Deep Sleep PLL Lock Latency) 
T
y
=T48 (PLL lock to STPCLK# Hold Time) 
T
z
=T49 (Input Signal Hold Time)