Philips 8-bit microcontroller with two-clock 80C51 core UM10109 Manual Do Utilizador

Página de 133
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx 
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x 
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx 
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
 
©
 K
oni
nk
lijk
e P
h
ilip
s E
le
c
tr
oni
c
s
 N.V
. 2005
. Al
l r
ights
 r
e
s
e
rv
ed.
User m
a
n
u
al
Re
v
. 02 — 23 Ma
y 2005 
14 of 133
Philips Semiconductor
s
UM10109
P8
9LPC93
2A1 User
 ma
n
u
al
 
Table 2:
P89LPC932A1 Special function registers
* indicates SFRs that are bit addressable. 
Name
Description
SFR 
addr.
Bit functions and addresses
Reset value
MSB
LSB
Hex
Binary
Bit address
E7
E6
E5
E4
E3
E2
E1
E0
ACC*
Accumulator
E0H
00
0000 0000
AUXR1
Auxiliary function register
A2H
CLKLP
EBRR
ENT1
ENT0
SRST
0
-
DPS
00
0000 00x0
Bit address
F7
F6
F5
F4
F3
F2
F1
F0
B*
B register
F0H
00
0000 0000
BRGR0
Baud rate generator rate 
low
BEH
00
0000 0000
BRGR1
Baud rate generator rate 
high
BFH
00
0000 0000
BRGCON
Baud rate generator 
control
BDH
-
-
-
-
-
-
SBRGS
BRGEN
00
xxxx xx00
CCCRA
Capture compare A control 
register
EAH
ICECA2
ICECA1
ICECA0
ICESA
ICNFA
FCOA
OCMA1
OCMA0
00
0000 0000
CCCRB
Capture compare B control 
register
EBH
ICECB2
ICECB1
ICECB0
ICESB
ICNFB
FCOB
OCMB1
OCMB0
00
0000 0000
CCCRC
Capture compare C control 
register
ECH
-
-
-
-
-
FCOC
OCMC1
OCMC0
00
xxxx x000
CCCRD
Capture compare D control 
register
EDH
-
-
-
-
-
FCOD
OCMD1
OCMD0
00
xxxx x000
CMP1
Comparator 1 control 
register
ACH
-
-
CE1
CP1
CN1
OE1
CO1
CMF1
xx00 0000
CMP2
Comparator 2 control 
register
ADH
-
-
CE2
CP2
CN2
OE2
CO2
CMF2
xx00 0000
DEECON
Data EEPROM control 
register
F1H
EEIF
HVERR
ECTL1
ECTL0
-
-
-
EADR8
0E
0000 1110
DEEDAT
Data EEPROM data 
register
F2H
00
0000 0000
DEEADR
Data EEPROM address 
register
F3H
00
0000 0000
DIVM
CPU clock divide-by-M 
control
95H
00
0000 0000
DPTR
Data pointer (2 bytes)