Справочник Пользователя для Cypress CY7C1294DV18
CY7C1292DV18
CY7C1294DV18
CY7C1294DV18
Document #: 001-00350 Rev. *A
Page 2 of 23
Logic Block Diagram (CY7C1292DV18)
CLK
A
(17:0)
Gen.
K
K
Control
Logic
Address
Register
D
[17:0]
Read Add. D
e
cod
e
Read Data Reg.
RPS
WPS
Q
[17:0]
Control
Logic
Address
Register
Reg.
Reg.
Reg.
18
18
18
36
18
BWS
[1:0]
V
REF
W
rite Add. D
e
co
de
18
A
(17:0)
18
C
C
18
2
56K
x
1
8
Array
2
56K x 18
A
rray
Write
Reg
Reg
Write
Reg
Reg
CQ
CQ
18
DOFF
Logic Block Diagram (CY7C1294DV18)
CLK
A
(16:0)
Gen.
K
K
Control
Logic
Address
Register
D
[35:0]
R
ead Add. De
code
Read Data Reg.
RPS
WPS
Q
[35:0]
Control
Logic
Address
Register
Reg.
Reg.
Reg.
36
17
36
72
36
BWS
[3:0]
V
REF
W
rite Add. De
code
36
A
(16:0)
17
C
C
36
128
K x 3
6
Array
128
K x 3
6
Array
Write
Reg
Reg
Write
Reg
Reg
CQ
CQ
36
DOFF