Справочник Пользователя для Intel S5000PSL

 

The architecture and design of the Intel

®

 Server Boards S5000PSL and S5000XSL are based on the Intel

®

 S5000P and S5000X 

chipsets respectively. These chipsets are designed for systems that use the Intel

®

 Xeon

®

 processor with system bus speeds of 667 

MHz, 1066 MHz, and 1333 MHz.  

The chipset contains two main components: the Memory Controller Hub (MCH) for the host bridge and the I/O controller hub for the 
I/O sub-system. The chipset uses the Enterprise South Bridge (ESB2-E) for the I/O controller hub. This chapter provides a high-level 
description of the functionality associated with each chipset component and the architectural blocks that make up the server board.  

For more information about the functional architecture blocks, see the Intel

®