Справочник Пользователя для Intel S3420GP

Скачать
Страница из 136
Functional Architecture 
IntelP®P Server Board S3420GP TPS 
frequency can be 1066/1333 MHz. All RDIMMs and UDIMMs include ECC (Error Correction 
Code) operation. Various speeds and memory technologies are supported. 
RAS (Reliability, Availability, and Serviceability) is not supported on the Intel
®
 Server Board 
S3420GP. 
3.2.1 
Memory Sizing and Configuration 
The Intel
®
 Server Board S3420GP supports various memory module sizes and configurations. 
These combinations of sizes and configurations are valid only for DDR3 DIMMs approved by 
Intel Corporation. 
S3420GP BIOS supports: 
z
 
DIMM sizes of 1 GB, 2 GB, 4 GB, and 8 GB. 
z
 
DIMMs composed of DRAM using 2 Gb technology. 
z
 
DRAMs organized as single rank, dual rank, or quad rank DIMMS. 
z
 
DIMM speeds of 800, 1066, or 1333 MT/s. 
z
 
Registered or Unregistered (unbuffered) DIMMs (RDIMMs or UDIMMs). 
Note: UDIMMs should be ECC, and ma or may not have thermal sensors; RDIMMs must have 
ECC and must have thermal sensors. 
S3420GP BIOS has the below limitations: 
ƒ
 
256 Mb technology, x4 DRAM on UDIMM, and quad rank UDIMM are NOT supported 
ƒ
 
x16 DRAM on UDIMM is not supported on combo routing 
 defined by JEDEC. 
d x16 DRAMs on RDIMM are NOT supported 
 the fastest common frequency 
The range {0xE0 - 0xEF} of POST codes is used for memory errors in early POST. In late POST, 
this range is used for reporting other system errors. 
able Memory Error: If no memory is available, the system emits POST 
code 0xE8 and halts the system.  
n Error: If a DDR3 DIMM has no SPD information, the BIOS treats 
DDR3 DIMM is present on it. Therefore, if this is the only DDR3 
ystem, the BIOS halts with POST Diagnostic LED code 0xE8 (no 
ry) and halts the system. 
rror: If a DDR3 DIMM or a set of DDR3 DIMMs on the same 
l (row) fails HW Memory BIST but usable memory remains available, 
uring the beeping and then continues POST. If all of the memory fails HW 
ƒ
 
Memory suppliers not productizing native 800 ECC UDIMMs  
ƒ
 
Intel
®
 Xeon
®
 3400 Series support all timings
ƒ
 
256 Mb/512 Mb technology, x4 an
ƒ
 
All channels in a system will run at
ƒ
 
No mixing of registered and unbuffered DIMMs 
3.2.2 
Post Error Codes 
z
 
0xE8 - No Us
Diagnostic LED 
z
 
0xE8 - Configuratio
the DIMM slot as if no 
DIMM installed in the s
usable memo
z
 
0xEB - Memory Test E
memory channe
the BIOS emits a beep code and displays POST Diagnostic LED code 0xEB 
momentarily d
 Revision 
1.0 
Intel order number E65697-003 
 
16