Справочник Пользователя для Intel CW8064701471001
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
18
Next Generation Intel
Haswell Microarchitecture
Voltage Planes for Performance Tuning
DDR
Cores
Last Level Cache
System
Agent
PCIe
*
DMI
pGfx
V
CCIN
V
DDQ
•
1.5V Nom
for DDR3
•
<=1.65V
for XMP
•
1.35V
Nom for
DDR3L
iVR
Core
pGfx
•
V
CCIN
: SVID 1.8V Nom up to 2.3V+, static V up to 3.04V
•
V
CORE
: dynamic additional V, static V up to 2.0 V
•
V
RING
: dynamic additional V, static V up to 2.0 V
•
V
GT
: dynamic additional V, static V up to 2.0 V
•
V
SA,
V
IOA
,
V
IOD
: Up
to 500mV
Offset V
from
nominal
Ri
ng
SA
Ring
IOA,IOD
PCIe* = PCI Express
*