Справочник Пользователя для National Instruments NI PCI-6111
Chapter 4
Connecting Signals
4-36
ni.com
Figure 4-33. GPCTR Timing Summary
The GATE and OUT signal transitions shown in Figure 4-33 are referenced
to the rising edge of the SOURCE signal. This timing diagram assumes that
the counters are programmed to count rising edges. The same timing
diagram, but with the source signal inverted and referenced to the falling
edge of the source signal, applies when the counter is programmed to count
falling edges.
to the rising edge of the SOURCE signal. This timing diagram assumes that
the counters are programmed to count rising edges. The same timing
diagram, but with the source signal inverted and referenced to the falling
edge of the source signal, applies when the counter is programmed to count
falling edges.
The GATE input timing parameters are referenced to the signal at the
SOURCE input or to one of the internally generated signals on the
NI PCI-6110/6111. Figure 4-33 shows the GATE signal referenced to the
rising edge of a source signal. The gate must be valid (either high or low)
for at least 10 ns before the rising or falling edge of a source signal for the
gate to take effect at that source edge, as shown by t
SOURCE input or to one of the internally generated signals on the
NI PCI-6110/6111. Figure 4-33 shows the GATE signal referenced to the
rising edge of a source signal. The gate must be valid (either high or low)
for at least 10 ns before the rising or falling edge of a source signal for the
gate to take effect at that source edge, as shown by t
gsu
and t
gh
in
Figure 4-33. The gate signal is not required to be held after the active edge
of the source signal.
of the source signal.
If you use an internal timebase clock, the gate signal cannot be
synchronized with the clock. In this case, gates applied close to a source
edge take effect either on that source edge or on the next one. This
arrangement results in an uncertainty of one source clock period with
respect to unsynchronized gating sources.
synchronized with the clock. In this case, gates applied close to a source
edge take effect either on that source edge or on the next one. This
arrangement results in an uncertainty of one source clock period with
respect to unsynchronized gating sources.
t
sc
t
sp
t
gsu
t
gh
t
gw
t
out
Source Clock Period
Source Pulse Width
Gate Setup Time
Gate Hold Time
Gate Pulse Width
Output Delay Time
50 ns minimum
23 ns minimum
10 ns minimum
0 ns minimum
10 ns minimum
80 ns maximum
V
IH
V
IL
V
IH
V
IL
V
OH
V
OL
t
gsu
t
gh
SOURCE
GATE
OUT
t
sc
t
sp
t
sp
t
gw
t
out