Техническая Спецификация для Intel Xeon Wolfdale E3210 P4X-UPE3210-316-6M1333

Модели
P4X-UPE3210-316-6M1333
Скачать
Страница из 326
Host-Secondary PCI Express* Bridge Registers (D6:F0)  (Intel
®
 3210 MCH only)
234
Datasheet
8.27
SS_CAPID—Subsystem ID and Vendor ID 
Capabilities
B/D/F/Type:
0/6/0/PCI
Address Offset: 88–8Bh
Default Value:
0000800Dh
Access:
RO 
Size:
32 bits
This capability is used to uniquely identify the subsystem where the PCI device resides. 
Because this device is an integrated part of the system and not an add-in device, it is 
anticipated that this capability will never be used. However, it is necessary because 
Microsoft will test for its presence.
8.28
SS—Subsystem ID and Subsystem Vendor ID
B/D/F/Type:
0/6/0/PCI
Address Offset: 8C–8Fh
Default Value:
00008086h
Access:
RWO 
Size:
32 bits
System BIOS can be used as the mechanism for loading the SSID/SVID values. These 
values must be preserved through power management transitions and a hardware 
reset.
Bit
Access
Default 
Value
Description
31:16
RO
0000h
Reserved 
15:8
RO
80h
Pointer to Next Capability (PNC): This contains a pointer to the next item in 
the capabilities list which is the PCI Power Management capability.
7:0
RO
0Dh
Capability ID (CID): Value of 0Dh identifies this linked list item (capability 
structure) as being for SSID/SSVID registers in a PCI-to-PCI Bridge.
Bit
Access
Default 
Value
Description
31:16
RWO
0000h
Subsystem ID (SSID): Identifies the particular subsystem and is assigned by 
the vendor. 
15:0
RWO
8086h
Subsystem Vendor ID (SSVID): Identifies the manufacturer of the subsystem 
and is the same as the vendor ID which is assigned by the PCI Special Interest 
Group.