Справочник Пользователя для Intel Xeon X3450 BX80605X3450

Модели

BX80605X3450

Power Management

Intel® Xeon® Processor 3400 Series Datasheet, Volume 1

Entry and exit of the C-States at the thread and core level are shown in

While individual threads can request low power C-states, power saving actions only
take place once the core C-state is resolved. Core C-states are automatically resolved
by the processor. For thread and core C-states, a transition to and from C0 is required
before entering any other C-state.

Note:

If enabled, the core C-state will be C1E if all active cores have also resolved to a core C1 state or higher.

Figure 4-2. Thread and Core C-State Entry and Exit

C1E

MWAIT(C1), HLT

MWAIT(C6),

P_LVL3 I/O Read

MWAIT(C3),

P_LVL2 I/O Read

MWAIT(C1), HLT

(C1E Enabled)

Table 4-3.

Coordination of Thread Power States at the Core Level

Processor

Core

C-State

Thread 1

Thre