Справочник Пользователя для Intel Itanium 9140M NE80567KF028009

Модели
NE80567KF028009
Скачать
Страница из 108
Dual-Core Intel
®
 Itanium
®
 Processor 9000 and 9100 Series Datasheet
79
System Management Feature Specifications
6
System Management Feature 
Specifications
The Dual-Core Intel Itanium processor 9000 and 9100 series includes a system 
management bus (SMBus) interface. This chapter describes the features of the SMBus 
and SMBus components.
6.1
System Management Bus
6.1.1
System Management Bus Interface
The processor includes an Itanium processor family SMBus interface which allows 
access to several processor features. The system management components on the 
processor include two memory components (EEPROMs) and a thermal sensing device 
(digital thermometer). The processor information EEPROM (PIROM) is programmed by 
Intel with manufacturing and feature information specific to the Dual-Core Intel 
Itanium processor 9000 and 9100 series. This information is permanently write-
protected. 
 provides details on the PIROM. The other EEPROM is a scratch 
EEPROM that is available for other data at the system vendor’s discretion. The thermal 
sensor can be used in conjunction with the information in the PIROM and/or the Scratch 
EEPROM for system thermal monitoring and management. The thermal sensing device 
on the processor provides an accurate means of acquiring an indicator of the junction 
temperature of the processor core die. The thermal sensing device is connected to the 
anode and cathode of the processor on-die thermal diode. SMBus implementation on 
the processor uses the clock and data signals as defined by SMBus specifications.
6.1.2
System Management Interface Signals
 lists the system management interface signals and their descriptions. These 
signals are used by the system to access the system management components via the 
SMBus.
 shows the logical schematics of SMBus circuitry on the processor and shows 
how the various system management components are connected to the SMBus. The 
reference to the System Board at the lower left corner of 
 shows how SMBus 
address configuration for multiple processors can be realized with resistor stuffing 
options.
Table 6-1.
System Management Interface Signal Descriptions
Signal Name
Pin Count
Description
3.3V
1
Voltage supply for EEPROMs and thermal sensor.
SMA[2:0]
3
Address select passed through from socket.
SMSC
1
System management bus clock.
SMSD
1
System management serial address/data bus.
SMWP
1
Scratch EEPROM write protect.
THRMALERT#
1
Temperature alert from the thermal sensor.