Техническая Спецификация для Microchip Technology MA330019-2

© 2007-2012 Microchip Technology Inc.

DS70292G-page 215

Many useful resources related to I

2

C are provided on

the main product page of the Microchip web site for the
devices listed in this data sheet. This product page,
which can be accessed using this 

, contains the

latest updates and additional information.

17.2.1

KEY RESOURCES

• Section 11. “Inter-Integrated Circuit™ (I

C™)” 

(DS70195)

• Code Samples
• Application Notes
• Software Libraries
• Webinars
• All related dsPIC33F/PIC24H Family Reference 

Manuals Sections

• Development Tools

I2CxCON and I2CxSTAT are control and status
registers, respectively. The I2CxCON register is
readable and writable. The lower six bits of I2CxSTAT
are read-only. The remaining bits of the I2CSTAT are
read/write:
• I2CxRSR is the shift register used for shifting data 

internal to the module and the user application 
has no access to it.

• I2CxRCV is the receive buffer and the register to 

which data bytes are written, or from which data 
bytes are read.

• I2CxTRN is the transmit register to which bytes 

are written during a transmit operation.

• The I2CxADD register holds the slave address.
• A status bit, ADD10, indicates 10-bit Address 

mode. 

• The I2CxBRG acts as the Baud Rate Generator 

(BRG) reload value. 

In receive operations, I2CxRSR and I2CxRCV together
form a double-buffered receiver. When I2CxRSR
receives a complete byte, it is transferred to I2CxRCV,
and an interrupt pulse is generated. 

In the event you are not able to access the
product page using the link above, enter
this URL in your browser: