Техническая Спецификация для Microchip Technology TDGL019

Скачать
Страница из 330
© 2011-2014 Microchip Technology Inc.
DS60001168F-page 189
PIC32MX1XX/2XX
bit 1-0
WAITE<1:0>:
 Data Hold After Read/Write Strobe Wait States bits
(1)
11
 = Wait of 4 T
PB
10
 = Wait of 3 T
PB
01
 = Wait of 2 T
PB
00
 = Wait of 1 T
PB
 (default)
For Read operations:
11
 = Wait of 3 T
PB
10
 = Wait of 2 T
PB
01
 = Wait of 1 T
PB
00
 = Wait of 0 T
PB
 (default)
REGISTER 19-2:
PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED) 
Note 1:
Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 T
PBCLK
 cycle for a
write operation; WAITB = 1 T
PBCLK
 cycle, WAITE = 0 T
PBCLK
 cycles for a read operation.
2:
Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.