Справочник Пользователя для Freescale Semiconductor Demonstration Board for Freescale MC9S12XHY256 Microcontroller DEMO9S12XHY256 DEMO9S12XHY256

390

Freescale Semiconductor

The MSCAN is in disabled mode out of reset (CANE=0). All module clocks are stopped for power saving,
however the register map can still be accessed as specified.

The MSCAN can be programmed to wake up from sleep or power down mode as soon as CAN bus activity
is detected (see control bit WUPE in MSCAN Control Register 0 (CANCTL0). The sensitivity to existing
CAN bus action can be modified by applying a low-pass filter function to the RXCAN input line (see
control bit WUPM in

This feature can be used to protect the MSCAN from wake-up due to short glitches on the CAN bus lines.
Such glitches can result from—for example—electromagnetic interference within noisy environments.

The reset state of each individual bit is listed in

,” which details all

the registers and their bit-fields.

This section describes all interrupts originated by the MSCAN. It documents the enable bits and generated
flags. Each interrupt is listed and described separately.

The MSCAN supports four interrupt vectors (see

), any of which can be individually masked

(for details see

Refer to the device overview section to determine the dedicated interrupt vector addresses.

At least one of the three transmit buffers is empty (not scheduled) and can be loaded to schedule a message
for transmission. The TXEx flag of the empty message buffer is set.

Wake-Up Interrupt (WUPIF)

I bit

CANRIER (WUPIE)

Error Interrupts Interrupt (CSCIF, OVRIF)

I bit

CANRIER (CSCIE, OVRIE)

Receive Interrupt (RXF)

I bit

CANRIER (RXFIE)

Transmit Interrupts (TXE[2:0])

I bit

CANTIER (TXEIE[2:0])