Техническая Спецификация для Atmel Evaluation Kit AT91SAM9M10-G45-EK AT91SAM9M10-G45-EK
Модели
AT91SAM9M10-G45-EK
36
SAM9M10 [SUMMARY]
6355ES–ATARM–12-Mar-13
z
One 32-bit Vector Register per interrupt source
z
Interrupt Vector Register reads the corresponding current Interrupt Vector
z
Protect Mode
z
Easy debugging by preventing automatic operations when protect modes are enabled
z
Fast Forcing
z
Permits redirecting any normal interrupt source on the Fast Interrupt of the processor
8.14
Debug Unit
z
Composed of two functions
z
Two-pin UART
z
Debug Communication Channel (DCC) support
z
Two-pin UART
z
Implemented features are 100% compatible with the standard Atmel USART
z
Independent receiver and transmitter with a common programmable Baud Rate Generator
z
Even, Odd, Mark or Space Parity Generation
z
Parity, Framing and Overrun Error Detection
z
Automatic Echo, Local Loopback and Remote Loopback Channel Modes
z
Support for two PDC channels with connection to receiver and transmitter
z
Debug Communication Channel Support
z
Offers visibility of and interrupt trigger from COMMRX and COMMTX signals from the ARM Processor’s ICE
Interface
Interface
8.15
Chip Identification
The SAM9M10 Chip ID is defined in the Debug Unit Chip ID Register and Debug Unit Chip ID Extension Register.
z
Chip ID: 0x819B05A2
z
Ext ID: 0x00000002
z
JTAG ID: 05B2_703F
z
ARM926 TAP ID: 0x0792603F
8.16
PIO Controller
z
5 PIO Controllers, PIOA, PIOB, PIOC, PIOD and PIOE, controlling a maximum of 160 I/O Lines
z
Each PIO Controller controls up to 32 programmable I/O Lines
z
PIOA has 32 I/O Lines
z
PIOB has 32 I/O Lines
z
PIOC has 32 I/O Lines
z
PIOD has 32 I/O Lines
z
PIOE has 32 I/O Lines
z
Fully programmable through Set/Clear Registers
z
Multiplexing of two peripheral functions per I/O Line
z
For each I/O Line (whether assigned to a peripheral or used as general purpose I/O)
z
Input change interrupt
z
Glitch filter
z
Multi-drive option enables driving in open drain
z
Programmable pull up on each I/O line
z
Pin data status register, supplies visibility of the level on the pin at any time
z
Synchronous output, provides Set and Clear of several I/O lines in a single write