Техническая Спецификация для Atmel MCU Evaluation Kit AT91SAM7X-EK AT91SAM7X-EK

 19

SAM7X Series [SUMMARY DATASHEET]

6120IS–ATARM–14-Nov-13



The SAM7X512 embeds a high-speed 128-Kbyte SRAM bank.



The SAM7X256 embeds a high-speed 64-Kbyte SRAM bank.



The SAM7X128 embeds a high-speed 32-Kbyte SRAM bank. 

After reset and until the Remap Command is performed, the SRAM is only accessible at address 0x0020 0000. After 
Remap, the SRAM also becomes available at address 0x0.

The SAM7X512/256/128 embeds an Internal ROM. At any time, the ROM is mapped at address 0x30 0000. The ROM 
contains the FFPI and the SAM-BA program.



The SAM7X512 features two banks (dual plane) of 256 Kbytes of Flash.



The SAM7X256 features one bank (single plane) of 256 Kbytes of Flash. 



The SAM7X128 features one bank (single plane) of 128 Kbytes of Flash. 

At any time, the Flash is mapped to address 0x0010 0000. It is also accessible at address 0x0 after the reset, if GPNVM 
bit 2 is set and before the Remap Command.

A general purpose NVM (GPNVM) bit is used to boot either on the ROM (default) or from the Flash.

This GPNVM bit can be cleared or set respectively through the commands “Clear General-purpose NVM Bit” and “Set 
General-purpose NVM Bit” of the EFC User Interface.

Setting the GPNVM Bit 2 selects the boot from the Flash. Asserting ERASE clears the GPNVM Bit 2 and thus selects the 
boot from the ROM by default.

256M Bytes

ROM Before Remap

SRAM After Remap

Undefined Areas

Abort

0x000F FFFF

0x001F FFFF

0x002F FFFF

0x0FFF FFFF

1 M Bytes

1 M Bytes

1 M Bytes

252 M Bytes

Internal FLASH

Internal SRAM

Internal ROM

0x003F FFFF
0x0040 0000

1 M Bytes