Manualsbrain.com
ru
English
Deutsch
Español
Français
Italiano
Português
조선말, 한국어
日本語
中文
Инструкции и руководства
Бренды
Intel
N2820
Техническая Спецификация
Техническая Спецификация для Intel N2820 FH8065301616603
Модели
FH8065301616603
Скачать
Нравится
На весь экран
Стандартный
Страница
из
1294
Перейти
Datasheet
3
Contents
1
Introduction
............................................................................................................ 15
1.1
Terminology ..................................................................................................... 17
1.2
Feature Overview .............................................................................................. 18
2
Physical Interfaces
.................................................................................................. 23
2.1
Pin States Through Reset ................................................................................... 25
2.2
System Memory Controller Interface Signals ......................................................... 26
2.3
PCI Express* 2.0 Interface Signals ...................................................................... 27
2.4
USB 2.0 Host (EHCI/xHCI) Interface Signals ......................................................... 27
2.5
USB 2.0 HSIC Interface Signals ........................................................................... 28
2.6
USB 3.0 (xHCI) Host Interface Signals ................................................................. 28
2.7
Serial ATA (SATA) 2.0 Interface Signals................................................................ 28
2.8
Integrated Clock Interface Signals ....................................................................... 29
2.9
Display – Digital Display Interface (DDI) Signals.................................................... 30
2.10 Display – VGA Interface Signals .......................................................................... 31
2.11 Intel
®
High Definition Audio Interface Signals ....................................................... 31
2.12 SPCU – iLB – Real Time Clock (RTC) Interface Signals ............................................ 32
2.13 PCU – iLB – Low Pin Count (LPC) Bridge Interface Signals ....................................... 32
2.14 PCU – Serial Peripheral Interface (SPI) Signals ...................................................... 33
2.15 PCU – System Management Bus (SMBus) Interface Signals ..................................... 33
2.16 PCU – Power Management Controller (PMC) Interface Signals.................................. 34
2.17 JTAG and Debug Interface Signals ....................................................................... 34
2.18 Miscellaneous Signals......................................................................................... 35
2.19 GPIO Signals .................................................................................................... 35
2.20 Power And Ground Pins ...................................................................................... 40
2.21 Hardware Straps ............................................................................................... 42
2.22 Configurable IO – GPIO Multiplexing .................................................................... 42
3
Register Access Methods
......................................................................................... 43
3.1
Fixed IO Register Access .................................................................................... 43
3.2
Fixed Memory Mapped Register Access................................................................. 43
3.3
IO Referenced Register Access ............................................................................ 43
3.4
Memory Referenced Register Access .................................................................... 44
3.5
PCI Configuration Register Access........................................................................ 44
3.6
Message Bus Register Access .............................................................................. 46
3.7
Register Field Access Types ................................................................................ 47
4
Mapping Address Spaces
......................................................................................... 49
4.1
Physical Address Space Mappings ........................................................................ 49
4.2
IO Address Space .............................................................................................. 54
4.3
PCI Configuration Space ..................................................................................... 56
5
Integrated Clock
...................................................................................................... 58
5.1
Features .......................................................................................................... 59
6
Power Management
................................................................................................. 61
6.1
Power Management Features .............................................................................. 61
6.2
Power Management States Supported .................................................................. 61
6.3
Processor Core Power Management...................................................................... 65
Назад
Далее
1
2
3
4
5
…
1294