Справочник Пользователя для AMD Am188TMER
![AMD](https://files.manualsbrain.com/attachments/812c0ad06c29fa7e95b1abe2111a1edaa280e91d/common/fit/150/50/1bf990368109a76ea6bd2d8d055ff8d6014a81121adff709966c75a2bfec/brand_logo.png)
DMA Controller
10-7
10.3.4
DMA Destination Address Low Register
(Low Order Bits) (D0DSTL, Offset C4h, D1DSTL, Offset D4h)
(Low Order Bits) (D0DSTL, Offset C4h, D1DSTL, Offset D4h)
Figure 10-5 shows the DMA Destination Address Low register. The sixteen bits of this
register are combined with the four bits of the DMA Destination Address High register (see
Figure 10-4) to produce a 20-bit destination address.
register are combined with the four bits of the DMA Destination Address High register (see
Figure 10-4) to produce a 20-bit destination address.
Figure 10-5
DMA Destination Address Low Register (D0DSTL, D1DSTL, offsets C4h and D4h)
The value of D0DSTL and D1DSTL at reset is undefined.
Bits 15–0: DMA Destination Address Low (DDA15–DDA0)—These bits are driven onto
A15–A0 during the write phase of a DMA transfer.
A15–A0 during the write phase of a DMA transfer.
15
7
0
DDA15–DDA0