Renesas SH7709S 用户手册
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Rev. 5.00, 09/03, page 148 of 760
Interrupt
acceptance
IRL
0.5
× Icyc
+ 0.5
× Bcyc
+ 2
× Pcyc
Instruction (instruction
replaced by interrupt
exception handling)
replaced by interrupt
exception handling)
IF
ID
EX
EX
EX
EX
IF
IF
ID
EX
5
× Icyc
Start of interrupt
handling
IF: Instruction fetch: Instruction is fetched from memory in which program is stored.
ID: Instruction decode: Fetched instruction is decoded.
EX: Instruction execution: Data operation and address calculation are performed.
ID: Instruction decode: Fetched instruction is decoded.
EX: Instruction execution: Data operation and address calculation are performed.
Overrun fetch
First instruction of interrupt
handler
handler
Figure 6.4 Example of Pipeline Operations when IRL Interrupt is Accepted