Renesas SH7709S 用户手册
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Rev. 5.00, 09/03, page 525 of 760
Bit 3—Framing Error (FER): Indicates a framing error in the data read from the receive FIFO
data register (SCFRDR).
data register (SCFRDR).
Bit 3: FER
Description
0
No receive framing error occurred in the data read from SCFRDR (Initial value)
[Clearing conditions]
(1) When the chip undergoes a power-on reset or enters standby mode
(2) When no framing error is present in the data read from SCFRDR
1
A receive framing error occurred in the data read from SCFRDR
[Setting condition]
When a framing error is present in the data read from SCFRDR
Bit 2—Parity Error (PER): Indicates a parity error in the data read from the receive FIFO data
register (SCFRDR).
register (SCFRDR).
Bit 2: PER
Description
0
No receive parity error occurred in the data read from SCFRDR
(Initial value)
[Clearing conditions]
(1) When the chip undergoes a power-on reset or enters standby mode
(2) When no parity error is present in the data read from SCFRDR
1
A receive framing error occurred in the data read from SCFRDR
[Setting condition]
When a parity error is present in the data read from SCFRDR