Renesas SH7709S 用户手册
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Rev. 5.00, 09/03, page 669 of 760
EXTAL input
*1
(CKIO input)
CKIO output
*2
(PLL output)
Internal clock
Multiplication rate modified
t
PLL2
Notes: 1. CKIO input in clock mode 7
2. PLL output in other than clock mode 7
Figure 23.10 PLL Synchronization Settling Time when Frequency Multiplication
Rate Modified