Intel Pentium 4 M RH80532GC033512 用户手册
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
产品代码
RH80532GC033512
System Bus Signal Quality Specifications
54
Mobile Intel
Pentium
4 Processor-M Datasheet
Figure 28. Low-to-High System Bus Receiver Ringback Tolerance for PWRGOOD and TAP
Buffers
Figure 29. High-to-Low System Bus Receiver Ringback Tolerance for PWRGOOD and TAP
Buffers
0.5 * Vcc
Vt+ (min)
Vt+ (max)
Vt- (max)
Vcc
Allowable Ringback
Vss
Threshold Region to switch
receiver to a logic 1.
0.5 * Vcc
Vt+ (min)
Vt- (max)
Vcc
Vss
Vt- (min)
Threshold Region to switch
receiver to a logic 0.
Allowable Ringback