Philips S1D13505 用户手册
Page 12
Epson Research and Development
Vancouver Design Center
S1D13505
Interfacing to the NEC VR4102/VR4111™ Microprocessors
X23A-G-007-06
Issue Date: 01/02/05
4 VR4102/VR4111 to S1D13505 Interface
4.1 Hardware Description
The NEC V
R
4102/V
R
4111 Microprocessors are specifically designed to support an external
LCD controller. They provide the necessary internal address decoding and control signals.
The diagram below shows a typical implementation utilizing the S1D13505.
Figure 4-1: NEC V
R
4102/V
R
4111 to S1D13505 Configuration Schematic
Note
For pin mapping see Table 3-1:, “Host Bus Interface Pin Mapping,” on page 10.
WE1#
WE0#
DB[15:0]
WAIT#
RD#
BUSCLK
S1D13505
CS#
M/R#
RESET#
AB[20:0]
ADD21
SHB#
WR#
DAT[15:0]
LCDCS#
RD#
BUSCLK
LCDRDY
ADD[25:0]
NEC V
R
4102/V
R
4111
Pull-up
BS#
RD/WR#
V
DD
V
DD
System RESET
Note:
When connecting the S1D13505 RESET# pin, the system designer should be aware of all
conditions that may reset the S1D13505 (e.g. CPU reset can be asserted during wake-up
from power-down modes, or during debug states).
When connecting the S1D13505 RESET# pin, the system designer should be aware of all
conditions that may reset the S1D13505 (e.g. CPU reset can be asserted during wake-up
from power-down modes, or during debug states).