Cypress CY8C23533 用户手册

下载
页码 37
CY8C23433, CY8C23533
PSoC
®
 Programmable System-on-Chip™
Cypress Semiconductor Corporation
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Document Number: 001-44369 Rev. *B
 Revised December 05, 2008
Features
Powerful Harvard Architecture Processor
M8C Processor Speeds to 24 MHz
8x8 Multiply, 32-Bit Accumulate
Low Power at High Speed
3.0 to 5.25V Operating Voltage
Industrial Temperature Range: -40°C to +85°C
Advanced Peripherals (PSoC Blocks)
4 Rail-to-Rail analog PSoC Blocks Provide:
• Up to 14-Bit ADCs
• Up to 8-Bit DACs
• Programmable Gain Amplifiers
• Programmable Filters and Comparators
4 Digital PSoC Blocks Provide:
• 8 to 32-Bit Timers, Counters, and PWMs
• CRC and PRS Modules
• Full-Duplex UART
• Multiple SPI
™ Masters or Slaves
• Connectable to All GPIO Pins
Complex Peripherals by Combining Blocks
High-Speed 8-Bit SAR ADC Optimized for Motor Control
Precision, Programmable Clocking
Internal ±2.5% 24/48 MHz Oscillator
High Accuracy 24 MHz with Optional 32 kHz Crystal and PLL
Optional External Oscillator, up to 24 MHz
Internal Oscillator for Watchdog and Sleep
Flexible On-Chip Memory
8K Bytes Flash Program Storage 50,000 Erase/Write Cycles
256 Bytes SRAM Data Storage
In-System Serial Programming (ISSP)
Partial Flash Updates
Flexible Protection Modes
EEPROM Emulation in Flash
Programmable Pin Configurations
25 mA Sink on all GPIO
Pull up, Pull Down, High Z, Strong, or Open Drain Drive 
Modes on All GPIO
Up to Ten Analog Inputs on GPIO
Two 30 mA Analog Outputs on GPIO
Configurable Interrupt on All GPIO
Additional System Resources
I
2
C
™ Slave, Master, and Multi-Master to 400 kHz
Watchdog and Sleep Timers
User-Configurable Low Voltage Detection
Integrated Supervisory Circuit
On-chip Precision Voltage Reference 
Complete Development Tools
Free Development Software (PSoC Designer™)
Full-Featured In-Circuit Emulator and Programmer
Full Speed Emulation
Complex Breakpoint Structure
128K Bytes Trace Memory
DIGITAL  SYSTEM
SRAM
256 Bytes
Interrupt
Controller
Sleep and
Watchdog
Multiple Clock Sources
(Includes IMO, ILO, PLL, and ECO)
Global Digital Interconnect
Global Analog Interconnect
PSoC CORE
CPU Core (M 8C)
SROM
Flash 8K
Digital
Block
Array
Multiply
Accum.
Internal
Voltage
Ref.
Digital
Clocks
POR and LVD
System Resets
Decimator
SYSTEM RESOURCES
ANALOG  SYSTEM
 Analog
Ref
 Analog
Input
Muxing
I
2
C
Port 2
Port 1
Port 0
Analog
Drivers
System Bus
Analog
Block  Array
1 Row
4 Blocks
2 Columns
4 Blocks
SAR8 ADC
Port 3
Logic Block Diagram