Fujitsu FR81S 用户手册
CHAPTER 40: MULTI-FUNCTION SERIAL INTERFACE
7. Operation of LIN Interface (v2.1)
FUJITSU SEMICONDUCTOR LIMITED
CHAPTER : MULTI-FUNCTION SERIAL INTERFACE
FUJITSU SEMICONDUCTOR CONFIDENTIAL
280
7.5.1. Manual mode
Master Operations
Selecting Master Operation
To make the LIN interface (v2.1) work as the master device, set the SCR:MS bit to "0".
From LIN Break Field Transmission to Synch Field Transmission
⋅
Select of the LIN Break Field length (ESCR:LBL1, LBL0) and the Break Field delimiter length
(ESCR:DEL1, DEL0).
⋅
The LIN Break Field is transmitted by enabling transmission (SCR:TXE=1) and setting the SCR:LBR bit
(LIN Break field setting bit) to "1".
⋅
The Synch Field is transmitted by writing 0x55 in the transmit data register (TDR).
Notes:
⋅
Set 0x55 in the transmit data register (TDR) after setting the SCR:LBR bit (LIN Break field setting bit)
to "1".
⋅
Even if the SCR:RXE bit (reception enable bit) is set to "1", the LIN Break field part is not received.
Figure 7-27 From LIN Break Field to Synch Field Transmission
LIN bus
SCR:LBR
LIN Break
ESCR:DEL1/0
LIN Break
delimiter
delimiter
ESCR:LBL1/0
Sync Field
Synch Field(0x55)
write
write
SCR:TXE
SSR:TDRE
Break field length - possible to set to the length of 13 to 16bit by ESCR:LBL1 and LBL0
Break delimiter length - possible to set to the length of 1 to 4bit by ESCR:DEL1,DEL0
Break delimiter length - possible to set to the length of 1 to 4bit by ESCR:DEL1,DEL0
SCR:RXE
SSR:TBI
MB91520 Series
MN705-00010-1v0-E
1593