Fujitsu FR81S 用户手册
CHAPTER 44: 12-BIT A/D CONVERTER
4. Registers
FUJITSU SEMICONDUCTOR LIMITED
CHAPTER
: 12-BIT A/D CONVERTER
FUJITSU SEMICONDUCTOR CONFIDENTIAL
30
4.2.4. A/D Activation Trigger Control Status Register :
ADTCS0 to ADTCS47
The bit configuration of the A/D activation trigger control status register is shown.
The A/D activation trigger control status register (ADTCS) is used to verify A/D activation requests, enable/
disable interrupt requests, verify an interrupt request status, select an activation factor, select a conversion mode,
control the protection function, select a compare value to be used for a comparison operation, control the
compare value buffer, and select an analog input channel.
ADTCS0 to ADTCS31: Address 134C
H
to 138A
H
(Access: Byte, Half-word,
Word)
ADTCS32 to ADTCS47: Address 14B8
H
to 14D6
H
(Access: Byte, Half-word,
Word)
bit15
bit14
bit13
bit12
bit11
bit10
bit9
bit8
BUSY
INT
INTE
STS1
STS0
RPT
PRT
PRTS
Initial value
0
0
0
0
0
0
0
0
Attribute R(RM1),W R(RM1),W
R/W
R/W
R/W
R/W
R/W
R/W
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
SEL1
SEL0
BUFX
BTS
Reserved
Initial value
0
0
1
0
0
0
0
0
Attribute
R/W
R/W
R/W
R/W
R0/W0
R0/W0
R0/W0
R0/W0
[bit15] BUSY : A/D conversion request bit
BUSY
Function
Read
Write
0
A/D conversion is not requested
A/D activation request forced stop
1
A/D conversion is requested
or
A/D conversion is operating
This bit value does not change and there
is no influence on an operation by
writing.
This bit shows the operation of the A/D activation request or conversion.
When the reading value of this bit is "0", it is shown that A/D conversion is not requested. When the
reading value of this bit is "1", it is shown that A/D conversion is requested or A/D conversion is
operating.
The A/D activation request or conversion forced stops by writing "0" in this bit. This bit value does not
change and there is no influence on an operation by writing "1".
Note:
If the read-modify-write (RMW) instruction is executed, "1" will be read out.
MB91520 Series
MN705-00010-1v0-E
1833