NEC PD78078 用户手册

下载
页码 627
128
CHAPTER 5   CPU ARCHITECTURE
5.4.7  Based addressing
[Function]
8-bit immediate data is added to the contents of the base register, that is, the HL register pair, and the sum is used
to address the memory.  The HL register pair to be accessed is in the register bank specified with the register
bank select flags (RBS0 and RBS1).  Addition is performed by expanding the offset data as a positive number
to 16 bits.  A carry from the 16th bit is ignored.  This addressing can be carried out for all the memory spaces.
[Operand format]
Identifier
Description
[HL + byte]
[Description example]
 MOV A, [HL + 10H];  when setting byte to 10H
Operation code
1 0 1 0 1 1 1 0
0 0 0 1 0 0 0 0