Renesas H8S/2378F 用户手册
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
146
33. Watchdog Timer
When the emulator is connected to operate the watchdog timer (WDT) during using the
H8S/2377F and H8S/2367F, the WDT continues operation during a break.
H8S/2377F and H8S/2367F, the WDT continues operation during a break.
•
When a counter value overflows during a break in the watchdog timer mode:
An internal reset signal is generated when the internal LSI is reset.
•
When a counter value overflows during a break in the interval timer mode:
An interrupt request is generated, but it is suspended during a break.