Renesas HD6417641 用户手册
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Section 18 Multi-Function Timer Pulse Unit (MTU)
Rev. 4.00 Sep. 14, 2005 Page 629 of 982
REJ09B0023-0400
18.7.5
Conflict between TCNT Write and Increment Operations
If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence
and TCNT is not incremented.
and TCNT is not incremented.
Figure 18.72 shows the timing in this case.
TCNT input
clock
clock
Write signal
Address
P
φ
TCNT address
TCNT
TCNT write cycle
T1
T2
N
M
TCNT write data
Figure 18.72 Conflict between TCNT Write and Increment Operations