Renesas H8S/2111B 用户手册
![Renesas](https://files.manualsbrain.com/attachments/59153266feca598c11e08bf1f143ccfcf45441a4/common/fit/150/50/d3d06de51d338eb4f916b44a9629f9d48697a59cd7344be40cf24bae01c5/brand_logo.gif)
Rev. 1.00, 05/04, page 142 of 544
7.14 Port
G
Port G is an 8-bit I/O port. Port G pins also function as IIC_0 and IIC_1 I/O pins. The output type
of port G is NMOS push-pull output. The output type of ExSCLB*, ExSDAB*, ExSCLA*, and
ExSDAA* is NMOS open-drain output and the pins can directly drive the bus. Port G has the
following registers. For details of PGCTL, see section 13.3.9, Port G Control Register (PGCTL).
of port G is NMOS push-pull output. The output type of ExSCLB*, ExSDAB*, ExSCLA*, and
ExSDAA* is NMOS open-drain output and the pins can directly drive the bus. Port G has the
following registers. For details of PGCTL, see section 13.3.9, Port G Control Register (PGCTL).
• Port G data direction register (PGDDR)
• Port G output data register (PGODR)
• Port G input data register (PGPIN)
• Port G Nch-OD control register (PGNOCR)
• Port G control register (PGCTL)*
• Port G output data register (PGODR)
• Port G input data register (PGPIN)
• Port G Nch-OD control register (PGNOCR)
• Port G control register (PGCTL)*
Note: *
The program development tool (emulator) does not support this function.
7.14.1
Port G Data Direction Register (PGDDR)
PGDDR selects input or output for the pins of port G on a bit-by-bit basis.
Bit Bit
Name
Initial
Value R/W Description
Value R/W Description
7 PG7DDR
0 W
6 PG6DDR
0 W
5 PG5DDR
0 W
4 PG4DDR
0 W
3 PG3DDR
0 W
2 PG2DDR
0 W
1 PG1DDR
0 W
0 PG0DDR
0 W
0: Port G pin is an input pin
1: Port G pin is an output pin
PGDDR has the same address as PGPIN, and if read,
the port G pin states will be returned.
the port G pin states will be returned.