Motorola MVME2300 Series 用户手册
1-38
Computer Group Literature Center Web Site
Board Description and Memory Maps
1
These registers are described in the following subsections.
LM/SIG Control Register
The LM/SIG Control register is an 8-bit register located at ISA I/O address
x1000. This register provides a method to generate software interrupts.
The Universe ASIC is programmed so that this register can be accessed
from the VMEbus to generate software interrupts to the processor(s).
x1000. This register provides a method to generate software interrupts.
The Universe ASIC is programmed so that this register can be accessed
from the VMEbus to generate software interrupts to the processor(s).
SET_SIG1
Writing a 1 to this bit will set the SIG1 status bit.
SET_SIG0
Writing a 1 to this bit will set the SIG0 status bit.
Table 1-19. VME Registers
PCI I/O Address
Function
0000 1000
SIG/LM Control Register
0000 1001
SIG/LM Status Register
0000 1002
VMEbus Location Monitor Upper Base Address
0000 1003
VMEbus Location Monitor Lower Base Address
0000 1004
VMEbus Semaphore Register 1
0000 1005
VMEbus Semaphore Register 2
0000 1006
VMEbus Geographical Address Status
REG
LM/SIG Control Register - Offset $1000
BIT
SD7
SD6
SD5
SD4
SD3
SD2
SD1
SD0
FIELD
SET
SIG1
SET
SIG0
SET
LM1
SET
LM0
CLR
SIG1
CLR
SIG0
CLR
LM1
LM1
CLR
LM0
OPER
WRITE-ONLY
RESET
0
0
0
0
0
0
0
0