Texas Instruments TMS320DM357 用户手册
4.21 Receive CPPI Control Register (RCPPICR)
4.22 Receive CPPI Masked Status Register (RCPPIMSKSR)
www.ti.com
Registers
The Receive CPPI Control Register (RCPPICR) is shown in
and described in
.
Figure 36. Receive CPPI Control Register (RCPPICR)
31
16
Reserved
R-0
15
1
0
Reserved
RCPPI_ENABLE
R-0
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 37. Receive CPPI Control Register (RCPPICR) Field Descriptions
Bit
Field
Value
Description
31-1
Reserved
0
Reserved
0
RCPPI_ENABLE
Receive CPPI Enable Controls if the Receive CPPI DMA controller is enabled. Be sure to program
the CPPI chain and set the DMA state words before enabling the DMA. Failure to initialize the DMA
before enabling could result in spurious transfers and memory corruption.
the CPPI chain and set the DMA state words before enabling the DMA. Failure to initialize the DMA
before enabling could result in spurious transfers and memory corruption.
0
Receive CPPI DMA is disabled.
1
Receive CPPI DMA is enabled.
The Receive CPPI Masked Status Register (RCPPIMSKSR) is shown in
and described in
.
Figure 37. Receive CPPI Masked Status Register (RCPPIMSKSR)
31
16
Reserved
R-0
15
4
3
0
Reserved
MASKED_COMP_PENDING
R-0
R-0
LEGEND: R = Read only; -n = value after reset
Table 38. Receive CPPI Masked Status Register (RCPPIMSKSR) Field Descriptions
Bit
Field
Value
Description
31-4
Reserved
0
Reserved
3-0
MASKED_COMP_PENDING
0-Fh
Masked Receive Completion Pending
Indicators for channels 3 to 0 Raw Receive completion indicators bitwise ANDed with
Receive completion mask bits
Receive completion mask bits
SPRUGH3 – November 2008
Universal Serial Bus (USB) Controller
97