Fujitsu CM71-00101-5E 用户手册
![Fujitsu](https://files.manualsbrain.com/attachments/6c4642b33d2edbd09f94719c20a133aa0e862902/common/fit/150/50/80a45702a21fefb1823bce6851e87db450dccf7792cb572ebc8a90330a68/brand_logo.png)
66
CHAPTER 6 INSTRUCTION OVERVIEW
6.2
Instruction Notation Formats
FR family CPU instructions are written in the following three notation formats.
• Calculations are designated by a mnemonic placed between operand 1 and operand
• Calculations are designated by a mnemonic placed between operand 1 and operand
2, with the results stored at operand 2.
• Operations are designated by a mnemonic, and use operand 1.
• Operations are designated by a mnemonic.
• Operations are designated by a mnemonic.
■
Instruction Notation Formats
FR family CPU instructions are written in the following 3 notation formats.
●
Calculations are designated by a mnemonic placed between operand 1 and operand 2, with the results
stored at operand 2.
<Mnemonic> <Operand
1> <Operand
2>
[Example]
ADD
R1,
R2
; R1 + R2 --> R2
●
Operations are designated by a mnemonic, and use operand 1.
<Mnemonic>
<Operand 1>
[Example]
JMP
@R1
; R1 --> PC
●
Operations are designated by a mnemonic.
<Mnemonic>
[Example]
NOP
; No operation