Aopen mx3w 用户手册
145
M
M
X
X
3
3
W
W
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
Open
A
I
I
2
2
C
C
B
B
u
u
s
s
See
P
P
1
1
3
3
9
9
4
4
P1394 (IEEE 1394) is a standard of high-speed serial peripheral bus. Unlike low or medium speed
, P1394 supports 50 to 1000Mbit/s and can be used for video camera, disk and LAN.
P
P
B
B
S
S
R
R
A
A
M
M
(
(
P
P
i
i
p
p
e
e
l
l
i
i
n
n
e
e
d
d
B
B
u
u
r
r
s
s
t
t
S
S
R
R
A
A
M
M
)
)
For Socket 7 CPU, one burst data read requires four QWord (Quad-word, 4x16 = 64 bits). PBSRAM
only needs one address decoding time and automatically sends the remaining QWords to CPU
according to a predefined sequence. Normally, it is 3-1-1-1, total 6 clocks, which is faster than
asynchronous SRAM. PBSRAM is often used on L2 (level 2) cache of Socket 7 CPU. Slot 1 and
Socket 370 CPU do not need PBSRAM.
P
P
C
C
1
1
0
0
0
0
D
D
I
I
M
M
M
M
bus clock.
P
P
C
C
1
1
3
3
3
3
D
D
I
I
M
M
M
M
DIMM that supports 133MHz CPU
bus clock.