National Instruments pxi ni 5401 用户手册
Appendix A
Specifications
A-4
www.natinst.com
SYNC Out
Level ......................................................TTL
Duty cycle...............................................20% to 80%, software
controllable
External Clock Reference Input
Frequency ...............................................1 MHz or 5–20 MHz in 1 MHz
steps
Amplitude ...............................................1 V
pk-pk
≤
level
≤
5 V
pk-pk
Internal Clock
Frequency ...............................................40 MHz
Initial accuracy .......................................±5 ppm
Temperature stability (0 to 5 °C) ............±25 ppm
Aging (1 year).........................................±5 ppm
Mechanical
Connectors
ARB (output) ...................................SMB/BNC
SYNC (output).................................SMB/BNC
PLL reference (input) ......................SMB
External trigger in............................50-pin digital (PCI),
SMB (PXI)
Size .........................................................1 slot
Power requirements ...............................5 V, 3.5 A max
12 V, 125 mA