Texas Instruments CDCLVP2108EVM - CDCLVP2108 Evaluation Module CDCLVP2108EVM CDCLVP2108EVM 数据表
产品代码
CDCLVP2108EVM
User's Guide
SCAU030 – May 2009
Low Additive Phase Noise Clock Buffer Evaluation Board
Figure 1. CDCLVP2108 Evaluation Board
Features:
•
Easy-to-use evaluation board to fan out low phase noise clocks
•
Easy device setup
•
Fast configuration
•
Control pins configurable through jumpers
•
Board powered at +2.5-/+3.3-V
•
Single-ended or differential input clocks
•
CDCLVP2108 supports 16 LVPECL outputs; CDCLVP2108EVM supports four LVPECL outputs
Contents
1
General Description
2
Signal Path and Control Circuitry
3
Getting Started
4
Input Clock Selection
5
Output Clock
6
Schematics and Layout
List of Figures
1
CDCLVP2108 Evaluation Board
2
CDCLVP2108EVM—Schematic
3
CDCLVP2108EVM—Schematic
4
CDCLVP2108EVM—Schematic
All trademarks are the property of their respective owners.
SCAU030 – May 2009
Low Additive Phase Noise Clock Buffer Evaluation Board
1