Texas Instruments AMC7823EVM Evaluation Module AMC7823EVM AMC7823EVM 数据表
产品代码
AMC7823EVM
1
2
3
4
5
6
A
B
C
D
6
5
4
3
2
1
D
C
B
A
ti
12500 TI Boulevard. Dallas, Texas 75243
Title:
SHEET:
OF:
FILE:
SIZE:
DATE:
REV:
19-Aug-2005
Drawn By:
Engineer:
Revision History
REV
ECN Number
Approved
AMC7823 Rev A.Sch
DOCUMENTCONTROL #
+5VA
+3.3VA
+3.3VD
-5VA
VCC
+3.3VA +5VD
W11
1
2
3
4
5
6
7
8
9
10
11 12
13 14
15 16
17 18
19 20
13 14
15 16
17 18
19 20
J4
Serial Header 2
1
2
3
4
5
6
7
8
9
10
J6
AMC7823 EVM
A
1
J. PARGUIAN
VSS
+5VD
1
6468332
+5VA
+1.8VD
+3.3VD
1
2
3
J11
DNP
1
2
3
J12
DNP
1
2
3
4
5
6
7
8
9
10
11 12
13 14
15 16
13 14
15 16
20
17
19
19
18
J2
Serial Header 1
GPIO1_B
SCL
SDA
GPIO2_B
GALR
ELDAC
+5VD
C5
10µF
10µF
IOVDD
+3.3VD
R14
5K
C2
0.47µF
0.47µF
W3
R20
150
D5
GREEN
TP2
R7
DNP
R8
DNP
+5VA
TP1
EXT_REF_IN
EXT_REF_IN
DVDD
AVDD
W2
R23
150
D1
GREEN
W1
SML-LX1206SUGC-TR
SML-LX1206SUGC-TR
+3.3VA
1
2
J3
DAV
W6
TP4
CH2
13
CH1
12
AVDD
16
CH3
14
CH0
11
THERM_I_OUT
5
ISET_RES
4
EXT_REF_IN
21
SCLK
32
MOSI
33
MISO
34
SS
35
GPIO0/ALR0
27
GPIO3/ALR3
30
GPIO1/ALR1
28
GPIO2/ALR2
29
CONVERT
31
GPIO4
39
GPIO5
40
GALR
1
DAV
2
ELDAC
3
DGND
38
BVDD
36
DVDD
37
RESET
26
CH4
17
CH5
18
CH6
19
CH7
20
DAC0_OUT
6
DAC1_OUT
7
DAC2_OUT
8
DAC3_OUT
9
DAC4_OUT
22
DAC5_OUT
23
DAC6_OUT
24
DAC7_OUT
25
SGND
10
AGND
15
U1
AMC7823
OUT
2
GND
3
IN
1
REF1
REF3112
C4
10µF
10µF
1
2
3
4
5
6
7
8
9
10
11 12
13 14
15 16
13 14
15 16
20
17
19
19
18
J1T
Analog Input
1
2
3
4
5
6
7
8
9
10
11 12
13 14
15 16
13 14
15 16
20
17
19
19
18
J5
Analog Output
CS
SCLK
CLKR
FSX
FSR
MOSI
MISO
SCLK
CLKR
FSX
FSR
MOSI
MISO
RESET
CONVERT
VCOM1
REFIN
R1
10K
10K
+5VD
C7
10µF
10µF
+3.3VD
W4
AVDD
DVDD
R4
50K
R5
50K
R6
50K
R9
50K
R10
50K
DVDD
R3
50K
W5
SS
GPIO0_A
GPIO1_A
GPIO2_A
GPIO2_A
GPIO3_A
GPIO4_A
GPIO4_A
GPIO5_A
C9
150pF
C10
150pF
C11
150pF
C12
150pF
C13
150pF
C14
150pF
C15
150pF
C16
150pF
2
4
5
3
U2
SN74LVC1G07DBV
IOVDD
C18
0.1µF
2
4
5
3
U3
SN74LVC1G07DBV
IOVDD
C17
0.1µF
C3
DNP
DNP
C6
DNP
DNP
C1
DNP
DNP
C8
DNP
Note:
DNP = Do Not Populate
OUT
2
GND
3
IN
1
REF2
REF3125
C20
0.47µF
0.47µF
C19
DNP
DNP
W7
REFIN
1
2
3
4
5
6
7
8
9
10
11 12
13 14
15 16
13 14
15 16
20
17
19
19
18
J1B
Analog Input
REFIN
VCOM1
Ain0
Ain1
Ain2
Ain3
Ain4
Ain5
Ain6
Ain7
Ain1
Ain2
Ain3
Ain4
Ain5
Ain6
Ain7
Ain0
Ain1
Ain2
Ain3
Ain4
Ain5
Ain6
Ain7
Ain1
Ain2
Ain3
Ain4
Ain5
Ain6
Ain7
VSS
4
VCC
8
A0
1
A1
2
A2
3
WP
7
SC
L
6
SD
A
5
U4
24LC64I/SN
IOVDD
SCL
SDA
W10
R2
2.7K
2.7K
C21
0.1µF
0.1µF
W8
BCLK
TOUT
GPIO5_B
GPIO5_B
W9
LRCLK
SGND
AGND
DGND
R11
2.7K
2.7K
R12
2.7K
2.7K
IOVDD
1
2
2
First Protoytpe Board
Added R11 and R12
Added R11 and R12
A
R13
47K
Fixed J1T drill holes & J3, J11,
J12 & W3 orientation. Added
47K pull-down on ELDAC.
J12 & W3 orientation. Added
47K pull-down on ELDAC.