Texas Instruments Evaluation Module for TPS386000 TPS386000EVM-736 TPS386000EVM-736 数据表
产品代码
TPS386000EVM-736
User's Guide
SLVU450 – March 2011
TPS3860xxEVM-736 Evaluation Modules
This user's guide describes the evaluation modules (EVM) for the TPS386000 (TPS386000EVM-736) and
TPS386040 (TPS386040EVM-736). The TPS386000 and TPS386040 are quad supervisors with built-in
watchdog timer (WDT), manual reset, programmable delay, and a windowed or positive and negative
monitor.
TPS386040 (TPS386040EVM-736). The TPS386000 and TPS386040 are quad supervisors with built-in
watchdog timer (WDT), manual reset, programmable delay, and a windowed or positive and negative
monitor.
Contents
1
Description
...................................................................................................................
1.1
General Features
..................................................................................................
1.2
Orderable Options
.................................................................................................
2
Schematic
....................................................................................................................
3
EVM Input/Output Connectors
............................................................................................
4
General Operation and Functionality
.....................................................................................
4.1
Input Power
.........................................................................................................
4.2
Supervisor Inputs
..................................................................................................
4.3
RESET Outputs
....................................................................................................
4.4
RESET Timing Delay
..............................................................................................
4.5
Watchdog Timer Function
........................................................................................
5
EVM Assembly Drawings and Layout Guidelines
......................................................................
5.1
PCB Drawings
......................................................................................................
5.2
Layouts Guidelines
...............................................................................................
6
Bill of Materials
.............................................................................................................
List of Figures
1
TPS3860xxEVM-736 Schematic
..........................................................................................
2
RESET1 Timing for VCC1 From 0 V to 3.3 V
...........................................................................
3
WDT Timing and Operation
...............................................................................................
4
Top-Side Placement/Routing
..............................................................................................
5
Top-Side Layout/Routing
...................................................................................................
6
Bottom-Side Layout/Routing
.............................................................................................
List of Tables
1
EVM Input/Output Connectors
............................................................................................
2
TPS3860xxEVM-736 Bill of Materials
..................................................................................
1
SLVU450 – March 2011
TPS3860xxEVM-736 Evaluation Modules
© 2011, Texas Instruments Incorporated