Texas Instruments High Performance Low Input Voltage Dual Channel Buck Regulator with Internal Sequencing TPS56302EVM-16 TPS56302EVM-163 数据表
产品代码
TPS56302EVM-163
SLVS289A − MARCH 2000 − REVISED OCTOBER 2000
1
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
D
2.8 V – 5.5 V Input Voltage Range
D
Programmable Dual Output Controller
Supports Popular DSP, FPGA and
Microcontroller Core and I/O Voltages
− Switching Regulator Controls I/O Voltage
− Low Dropout Controller Regulates Core
Supports Popular DSP, FPGA and
Microcontroller Core and I/O Voltages
− Switching Regulator Controls I/O Voltage
− Low Dropout Controller Regulates Core
Voltage
D
Adjustable Slow-Start for Simultaneous
Powerup of Both Outputs
Powerup of Both Outputs
D
Power Good Output Monitors Both Outputs
D
Fast Ripple Regulator Reduces Bulk
Capacitance for Lower System Costs
Capacitance for Lower System Costs
D
±
1.5% Reference Voltage Tolerance
D
Efficiencies Greater Than 90%
D
Overvoltage, Undervoltage, and Adjustable
Overcurrent Protection
Overcurrent Protection
D
Drives Logic Level N-Channel MOSFETs
Through Entire Input Voltage Range
Through Entire Input Voltage Range
D
Evaluation Module TPS56302EVM−163
Available
Available
description
The high-performance TPS56302 synchronous-buck regulator provides two supply voltages to power the core
and I/O of digital signal processors. The TPS56302 is identical to the TPS56300 except that the reference
voltages of the LDO and switching regulator have been reversed. The switching regulator, using hysteretic
control with droop compensation, supports high current and efficiency for the I/O and other peripheral
components. The LDO controller, suitable for powering the core voltage, drives an external N-channel power
MOSFET and functions as an LDO regulator and as a power distribution switch.
and I/O of digital signal processors. The TPS56302 is identical to the TPS56300 except that the reference
voltages of the LDO and switching regulator have been reversed. The switching regulator, using hysteretic
control with droop compensation, supports high current and efficiency for the I/O and other peripheral
components. The LDO controller, suitable for powering the core voltage, drives an external N-channel power
MOSFET and functions as an LDO regulator and as a power distribution switch.
typical design
+
+
+
U1
TPS56302PWP
TPS56302PWP
CPC1
CPC2
VREFB
VHYST
DROOP
OCP
IOUT
SLOWST
VID0
VID1
BIAS
VLDODRV
VDRV
ANAGND
CPC2
VREFB
VHYST
DROOP
OCP
IOUT
SLOWST
VID0
VID1
BIAS
VLDODRV
VDRV
ANAGND
PwrPad
VCC
DSP
VCORE
VI/O
Data
Data Bus
PERIPHERAL
VI
(2.8 V − 5.5 V)
PWRGD
NGATE−LDO
VSEN−LDO
INHIBIT
IOUTLO
HISENSE
HIGHDR
VSEN−RR
LOSENSE/LOHIB
BOOT
BOOTLO
LOWDR
DRVGND
See Table 1
See Table 1
See Table 1
+
+
Copyright
2000, Texas Instruments Incorporated
!" # $% &" !# '%()$!" *!"&+
*%$"# $ " #'&$ $!" # '& ",& "& # &-!# #" % &"#
#"!*! * .! !"/+ *%$" ' $&##0 * &# " &$&##! )/ $)%*&
"&#"0 !)) '! ! &"& #+
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VID0
VID1
VID1
SLOWST
VHYST
VREFB
VREFB
VSEN−RR
ANAGND
BIAS
VLDODRV
CPC1
V
CC
CPC2
VDRV
DRVGND
DROOP
OCP
IOUT
PWRGD
VSEN−LDO
NGATE−LDO
INHIBIT
IOUTLO
HISENSE
LOSENSE/LOHIB
HIGHDR
BOOT
BOOTLO
LOWDR
OCP
IOUT
PWRGD
VSEN−LDO
NGATE−LDO
INHIBIT
IOUTLO
HISENSE
LOSENSE/LOHIB
HIGHDR
BOOT
BOOTLO
LOWDR
PWP PowerPAD
PACKAGE
(TOP VIEW)
Thermal
Pad
OUTPUTS
VOUT−LDO
VOUT−Switcher
TPS56302
1.3 V TO 2.5 V
1.3 V TO 3.3 V
TPS56300
1.3 V TO 3.3 V
1.3 V TO 2.5 V
AVAILABLE VID CODE RANGES
NOTE: See Table 1 for actual VID codes.