Freescale Semiconductor DEMO9S08DZ60 Demo Board DEMO9S08DZ60 DEMO9S08DZ60 数据表

Freescale Semiconductor

269

The MSCAN supports four interrupt vectors (see

), any of which can be individually masked

(for details see sections from

to

”).

The dedicated interrupt vector addresses are defined in the

Resets and

Interrupts

 chapter.

At least one of the three transmit buffers is empty (not scheduled) and can be loaded to schedule a message
for transmission. The TXEx flag of the empty message buffer is set.

A message is successfully received and shifted into the foreground buffer (RxFG) of the receiver FIFO.
This interrupt is generated immediately after receiving the EOF symbol. The RXF flag is set. If there are
multiple messages in the receiver FIFO, the RXF flag is set as soon as the next message is shifted to the
foreground buffer.

A wake-up interrupt is generated if activity on the CAN bus occurs during MSCAN internal sleep mode.
WUPE (see

An error interrupt is generated if an overrun of the receiver FIFO, error, warning, or bus-off condition
occurrs.

 indicates one of the following

conditions:

•

Overrun — An overrun condition of the receiver FIFO as described in

,” occurred.

•

CAN Status Change — The actual value of the transmit and receive error counters control the
CAN bus state of the MSCAN. As soon as the error counters skip into a critical range
(Tx/Rx-warning, Tx/Rx-error, bus-off) the MSCAN flags an error condition. The status change,
which caused the error condition, is indicated by the TSTAT and RSTAT flags (see

Wake-Up Interrupt (WUPIF)

I bit

CANRIER (WUPIE)

Error Interrupts Interrupt (CSCIF, OVRIF)

I bit

CANRIER (CSCIE, OVRIE)

Receive Interrupt (RXF)

I bit

CANRIER (RXFIE)

Transmit Interrupts (TXE[2:0])

I bit

CANTIER (TXEIE[2:0])