Atmel ARM-Based Evaluation Kit AT91SAM9N12-EK AT91SAM9N12-EK 数据表
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
产品代码
AT91SAM9N12-EK
1033
SAM9N12/SAM9CN11/SAM9CN12 [DATASHEET]
11063K–ATARM–05-Nov-13
46.5.7 SHA Input Data x Register
Name: SHA_IDATARx
[x=0..15]
Address:
0xF0014040
Access:
Write-only
• IDATA: Input Data
The 32-bit Input Data registers allow to load the data block used for hash processing.
These registers are write-only to prevent the input data from being read by another application.
SHA_IDATAR0 corresponds to the first word of the block, SHA_IDATAR15 to the last word of the last block in case SHA algo-
rithm is set to SHA1,SHA224,SHA256 .
rithm is set to SHA1,SHA224,SHA256 .
31
30
29
28
27
26
25
24
IDATA
23
22
21
20
19
18
17
16
IDATA
15
14
13
12
11
10
9
8
IDATA
7
6
5
4
3
2
1
0
IDATA