Atmel SAM4L Xplained Pro Starter Kit Atmel ATSAM4L-XSTK ATSAM4L-XSTK 数据表
![Atmel](https://files.manualsbrain.com/attachments/0369829915bda09f9c2e00fb805a7753579683b5/common/fit/150/50/8d2bf08978ec3e5bc63f4343ac5e91ce8d0e40045619fa520d910d64af8f/brand_logo.png)
产品代码
ATSAM4L-XSTK
1095
42023E–SAM–07/2013
ATSAM4L8/L4/L2
40.8
Module Configuration
The specific configuration for each PARC instance is listed in the following tables.The module
bus clocks listed here are connected to the system bus clocks. Refer to
bus clocks listed here are connected to the system bus clocks. Refer to
for details.
Table 40-3.
PARC Clock Name
Module Name
Clock Name
Description
PARC
CLK_PARC
Peripheral clock for PARC
Table 40-4.
Register Reset Values
Register
Reset Value
VERSION
0x00000100