Intel N2820 FH8065301616603 数据表
![Intel](https://files.manualsbrain.com/attachments/5a71b1e7f60391972dadeef20435931cbf4621a5/common/fit/150/50/86c99b5f14aeb2708e9a9e1b5305af4ccf882c1af0155dad25413c2ed84e/brand_logo.png)
产品代码
FH8065301616603
Datasheet
1271
PCU – iLB – IO APIC
31.4
Indirect I/O APIC Registers
These registers are selected with the IDX register, and read/written through the WDW
register. Accessing these registers must be done as DW requests; otherwise,
unspecified behavior will result. Software should not attempt to write to reserved
registers. Reserved registers may return non-zero values when read.
register. Accessing these registers must be done as DW requests; otherwise,
unspecified behavior will result. Software should not attempt to write to reserved
registers. Reserved registers may return non-zero values when read.
Note:
There is one pair of redirection (RTE) registers per interrupt line. Each pair forms a 64-
bit RTE register.
bit RTE register.
Note:
Specified offsets should be placed in IDX, not added to IDX.